


# 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE

#### **FEATURES**

- Designed to Meet and Exceed PC133 SDRAM Registered DIMM Specification Rev. 1.1
- Spread Spectrum Clock Compatible
- Operating Frequency 20 MHz to 175 MHz
- Static Phase Error Distribution at 66 MHz to 166 MHz Is ±125 ps
- Jitter (cyc cyc) at 60 MHz to 175 MHz Is
   Typ = 65 ps
- Advanced Deep Submicron Process Results in More Than 40% Lower Power Consumption Versus Current Generation PC133 Devices
- Auto Frequency Detection to Disable Device (Power-Down Mode)
- Available in Plastic 24-Pin TSSOP
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input
- 25- $\Omega$  On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3 V

#### **APPLICATIONS**

- DRAM Applications
- PLL Based Clock Distributors
- Non-PLL Clock Buffer



#### **DESCRIPTION**

The CDCVF2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCVF2509A operates at a 3.3-V  $V_{CC}$ . It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state. The device automically goes into power-down mode when no input signal (< 1 MHz) is applied to CLK; the outputs go into a low state.

Unlike many products containing PLLs, the CDCVF2509A does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Because it is based on PLL circuitry, the CDCVF2509A requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed by strapping  $AV_{CC}$  to ground to use as a simple clock buffer.

The CDCVF2509A is characterized for operation from 0°C to 85°C.


For application information, see application reports *High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516* (SLMA003) and *Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC)* (SCAA039).

#### **FUNCTION TABLE**

	Inputs		Out	PLL	
AVDD	1G/2G	CLK	1Y/2Y	FBOUT	
GND	Н	L	L	L	Bypassed / Off
GND	Н	Н	Н	Н	Bypassed / Off
GND	L	L	L	L	Bypassed / Off
GND	L	Н	H L		Bypassed / Off
GND	L	Toggling	L	Toggling in phase to CLK	Bypassed / Off
3.3 V (nom)	L	Н	L	L	On
3.3 V (nom)	L	Toggling	L	Toggling in phase to CLK	On
3.3 V (nom)	Н	L	L	L	On
3.3 V (nom)	3 V (nom) H	V (nom) H H H	Н	Н	On
3.3 V (nom)	Н	Toggling	Toggling in phase to CLK	Toggling in phase to CLK	On
3.3 V (nom)	Х	< 1 MHz	L	L	Off



# **FUNCTIONAL BLOCK DIAGRAM**



## **AVAILABLE OPTIONS**

т	PACKAGE
T <sub>A</sub>	SMALL OUTLINE (PW)
000 to 0500	CDCVF2509APWR
0°C to 85°C	CDCVF2509APW



#### **Terminal Functions**

TI	ERMINAL	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDCVF2509A clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	11	I	Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.
2G	14	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.
1Y (0:4)	3, 4, 5, 8, 9	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated $25-\Omega$ series-damping resistor.
2Y (0:3)	16, 17, 21, 20	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated $25-\Omega$ series-damping resistor.
AV <sub>CC</sub>	23	Power	Analog power supply. $AV_{CC}$ provides the power reference for the analog circuitry. In addition, $AV_{CC}$ can be used to bypass the PLL. When $AV_{CC}$ is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
V <sub>CC</sub>	2, 10, 15, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
$AV_{CC}$	Supply voltage range (2)	$AV_{CC} < V_{CC} + 0.7 V$
V <sub>CC</sub>	Supply voltage range	–0.5 V to 4.3 V
$V_{I}$	Input voltage range (3)	–0.5 V to 4.6 V
Vo	Voltage range applied to any output in the high or low state (3)(4)	-0.5 V to V <sub>CC</sub> + 0.5 V
I <sub>IK</sub>	Input clamp current (V <sub>I</sub> < 0)	–50 mA
I <sub>OK</sub>	Output clamp current (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Io	Continuous output current ( $V_O = 0$ to $V_{CC}$ )	±50 mA
	Continuous current through each V <sub>CC</sub> or GND	±100 mA
	Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) <sup>(5)</sup>	0.7 W
T <sub>stg</sub>	Storage temperature range	−65°C to 150°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) AV<sub>CC</sub>must not exceed V<sub>CC</sub>+ 0.7 V
- (3) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) This value is limited to 4.6 V maximum.
- (5) The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, see the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book* (SCBD002).



# **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

		MIN	MAX	UNIT
$V_{CC}$ , $AV_{CC}$	Supply voltage	3	3.6	V
V <sub>IH</sub>	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		8.0	V
V <sub>I</sub>	Input voltage	0	$V_{CC}$	V
I <sub>OH</sub>	High-level output current		-12	mA
I <sub>OL</sub>	Low-level output current		12	mA
T <sub>A</sub>	Operating free-air temperature	0	85	°C

<sup>(1)</sup> Unused inputs must be held high or low to prevent them from floating.

#### **TIMING REQUIUREMENTS**

over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
f <sub>clk</sub>	Clock frequency	20	175	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time <sup>(1)</sup>		1	ms

<sup>(1)</sup> The time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> , AV <sub>CC</sub>	MIN TYP(1)	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA	3 V		-1.2	V
		I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2		
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -12 mA	3 V	2.1		V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4		
		I <sub>OL</sub> = 100 μA	MIN to MAX		0.2	
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 12 mA	3 V		0.8	V
		I <sub>OL</sub> = 6 mA	3 V		0.55	
		V <sub>O</sub> = 1 V	3 V	-28		
I <sub>OH</sub>	High-level output current	V <sub>O</sub> = 1.65 V	3.3 V	-36		mA
		V <sub>O</sub> = 3.135 V	3.6 V		-8	
		V <sub>O</sub> = 1.95 V	3 V	30		
I <sub>OL</sub>	Low-level output current	V <sub>O</sub> = 1.65 V	3.3 V	40		mA
		$V_0 = 0.4 \text{ V}$	3.6 V		10	
I	Input current	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
I <sub>CC</sub> <sup>(2)</sup>	Supply current (static, output not switching)	$V_I = V_{CC}$ or GND, $I_O = 0$ , Outputs: low or high	3.6 V, 0 V		40	μΑ
$\Delta I_{CC}$	Change in supply current	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3.3 V to 3.6 V		500	μΑ
Ci	Input capacitance	$V_I = V_{CC}$ or GND	3.3 V	2.5		pF
Co	Output capacitance	$V_O = V_{CC}$ or GND	3.3 V	2.8		pF

<sup>1)</sup> For conditions shown as MIN or MAX, use the appropriate value specified under the recommended operating conditions section.

<sup>(2)</sup> For dynamic I<sub>CC</sub> vs Frequency, see Figure 9 and Figure 10.



### SWITCHING CHARACTERISTICS


over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 25 \text{ pF}$  (see Figure 1 and Figure 2)<sup>(1)(2)</sup>

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> , A	UNIT		
		(INFOT)	(001701)	MIN	TYP	MAX	
	Phase error time- static (normalized) (see	CLK↑ = 25 MHz to 65 MHz	FBIN↑	-150		150	50
t <sub>(φ)</sub>	Figure 4 through Figure 7)	CLK↑ = 66 MHz to 166 MHz	FDIIN	-125		125	ps
t <sub>sk(o)</sub>	Output skew time <sup>(3)</sup>	Any Y	Any Y			100	ps
	Phase error time-jitter (4)	CLK = 66 MHz to 100 MHz	Any Y or FBOUT	-50		50	ps
		CLK = 25 MHz to 40 MHz				500	
	Jitter <sub>(cycle-cycle)</sub> (see Figure 8)	CLK = 41 MHz to 59 MHz	Any Y or FBOUT			200	ps
		CLK = 60 MHz to 175 MHz			65	125	
	Dunamia phase offset(5)	CLK↑ = 25 MHz to 65 MHz	FBIN↑			1.5	20
t <sub>d(o)</sub>	Dynamic phase offset <sup>(5)</sup>	CLK↑ = 66 MHz to 166 MHz	FDIINI			0.4	ns
	Duty cycle	f <sub>(CLK)</sub> > 60 MHz	Any Y or FBOUT	45%		55%	
t <sub>r</sub>	Rise time	V <sub>O</sub> = 0.4 V to 2 V	Any Y or FBOUT	0.3		1.1	ns/V
t <sub>f</sub>	Fall time	V <sub>O</sub> = 2 V to 0.4 V	Any Y or FBOUT	0.3		1.1	ns/V
t <sub>PLH</sub>	Low-to-high propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns
t <sub>PHL</sub>	High-to-low propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns

- The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
- (2) These parameters are not production tested.

- The  $t_{sk(o)}$  specification is only valid for equal loading of all outputs. Calculated per PC DRAM SPEC  $(t_{phase\ error},\ static-jitter_{(cycle-to-cycle)})$ . The parameter is assured by design but cannot be 100% production tested.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  133 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  1.2 ns,  $t_f \leq$  1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 2. Skew Calculations




# PARAMETER MEASUREMENT INFORMATION (continued)



$$t_{(\Phi)} = \begin{array}{c} \sum_{1}^{n = N} t_{(\Phi)n} \\ \hline N \end{array} \hspace{0.5cm} \text{(N is a large number of samples)}$$

#### a) Static Phase Offset




b) Dynamic Phase Offset


Figure 3. Static and Dynmaic Phase Offset




#### TYPICAL CHARACTERISTICS



# STATIC PHASE ERROR VS SUPPLY VOLTAGE AT FBOUT



- A. Trace length FBOUT to FBIN = 5 mm,  $Z_O = 50\Omega$
- B.  $C_{(LY)}$  = Lumped capacitive load  $Y_{1-n}$
- C.  $C_{(LFx)}$  = Lumped feedback capacitance at FBOUT = FBIN



#### STATIC PHASE ERROR VS CLOCK FREQUENCY

Figure 5.







Figure 7.



# **TYPICAL CHARACTERISTICS (continued)**







**SUPPLY CURRENT** 

0

25

75 100 125 150 f<sub>c</sub> - Clock Frequency - MHz

Figure 10.

175

200

- A. Trace length FBOUT to FBIN = 5 mm,  $Z_{\Omega}$  = 50  $\Omega$
- B.  $C_{(LY)}$  = Lumped capacitive load  $Y_{1-n}$
- C.  $C_{(LFx)}$  = Lumped feedback capacitance at FBOUT = FBIN
- D.  $C_{(LFx)}$  = Lumped feedback capacitance at FBOUT = FBIN.



# **Revision History**


# **Table 1. Revision History**

Date	Rev	Page	Section	Description
04/11/05	В	6	Switching Characteristics	Added static phase error - 25 MHz to 65 MHz
				Added jitter - 25 MHz to 65 MHz
				Added Dynamic Phase Offset specification
		7	Figure 2	Revised into two figures
		8	Figure 3	Added Figure 3 for a diagram of dynamic phase offset



## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCVF2509APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1





#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCVF2509APWR	TSSOP	PW	24	2000	346.0	346.0	33.0

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated